



# BCT622A

## 2:1 MIPI D-PHY, C-PHY(2.5Gbps) 2-Data Lane Switch

# BCT622A

## 2:1 MIPI D-PHY, C-PHY(2.5Gbps) 2-Data Lane Switch

### GENERAL DESCRIPTION

The BCT622A is a two-data-lane, MIPI, D-PHY, C-PHY switch. This single-pole, double-throw (SPDT) switch is optimized for switching between two high-speed or low-power MIPI sources. The BCT622A is designed for the MIPI specification and allows connection to a CSI or DSI module.


### APPLICATIONS

Cellular Phones, Smart Phones  
Displays

### FEATURES

- Switch Type: SPDT(6x)
- Signal Types: MIPI, D-PHY, C-PHY
- $V_{CC}$ : 1.65 to 4.5V
- $R_{ON}$ : 6.0 $\Omega$  Typical HS MIPI  
7.0 $\Omega$  Typical LP MIPI
- $\Delta R_{ON}$ : 0.6 $\Omega$  Typical
- $R_{ON\_FLAT}$ : 0.3 $\Omega$  Typical
- $I_{CC}$ : 26uA Typical
- Differential Bandwidth: 2.5GHz Typical
- $C_{ON}$ : 5.0pF
- QFN3x3-24L Package

### ORDERING INFORMATION

Order Number	Package Type	Temperature Range	Marking	QTY/Reel
BCT622AEGG-TR	QFN3x3-24L	-40°C to +85°C	 WDPA XXXXX	6000

Mark Note:

1. "XXXXX" in Marking will be appeared as the batch code.

### PIN CONFIGURATION




Figure1. Pin Configuration (Top Through View)

### PIN DESCRIPTION

PIN	NAME	FUNCTION
1, 2	CLKP, CLKN	Clock Path (Common)
3, 4	D1P, D1N	Data Path 1 (Common)
5, 6	D2P, D2N	Data Path2 (Common)
7, 24	NC	No Connect (Float)
8	/OE	Output Enable (Active Low)
9,0	GND	Ground
10	VCC	Power
11	SEL	Select (0=A,1=B)
12, 13	DA2N, DA2P	Data Path (A2)
14, 15	DA1N, DA1P	Data Path (A1)
16, 17	CLKAN, CLKAP	Clock Path (A)
18, 19	DB2N, DB2P	Data Path (2B)
20, 21	DB1P, DB1N	Data Path (1B)
22, 23	CLKBP, CLKBN	Clock Path (B)

### FUNCTIONAL DIAGRAM





Figure2. Functional Diagram

### TRUTH TABLE

SEL	/OE	Function
Don't care	HIGH	Disconnect
LOW	LOW	D1, D2, CLK=DA1, DA2, CLKA
HIGH	LOW	D1, D2, CLK=DB1, DB2, CLKB

**TYPICAL OPERATING CIRCUIT**



**Figure 3. Application Block Diagram**



# BCT622A

## 2:1 MIPI D-PHY, C-PHY(2.5Gbps) 2-Data Lane Switch

### ABSOLUTE MAXIMUM RATINGS

Supply Voltage ( $V_{CC}$ ).....	-0.5V to +5.25V
DC Input Voltage (SEL, /OE) <sup>(1)</sup> .....	-0.5V to +5.25V
DC Switch I/O Voltage.....	-0.5V to 5.25V
DC Input Diode Current.....	-50mA
DC Output Current .....	50mA
Storage Temperature Range.....	-65°C to +150°C
Junction Temperature.....	150°C
Operating Temperature Range.....	-40°C to +85°C
Lead Temperature (Soldering, 10 sec).....	260°C
ESD Susceptibility	
All Pins.....	2KV

### CAUTION

This integrated circuit can be damaged by ESD if you don't pay attention to ESD protection. Broadchip recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Broadchip reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time. Please contact Broadchip sales office to get the latest datasheet.

### RECOMMENDED OPERATING CONDITONS

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications.

Symbol	Parameter	Min.	Max.	Unit	
$V_{CC}$	Supply Voltage	1.65	4.5	V	
$V_{CTRL}$	Control Input Voltage(SEL, /OE) <sup>(2)</sup>	0	$V_{CC}$	V	
$V_{SW}$	Switch I/O Voltage (CLKn, CLKA <sub>n</sub> , CLKB <sub>n</sub> , D <sub>n</sub> , DA <sub>n</sub> , DB <sub>n</sub> )	HS Mode	0.1	0.3	V
		LP Mode	0	1.2	
$T_A$	Operating Temperature	-40	+85	°C	

**Notes:**

1. The input and output negative ratings maybe exceed if the input and output diode current ratings are observed.
2. The control input must be held HIGH or LOW; it must not float.



# BCT622A

## 2:1 MIPI D-PHY, C-PHY(2.5Gbps) 2-Data Lane Switch

### DC ELECTRICAL CHARACTERISTICS

( All typical values are  $T_A = 25^\circ\text{C}$ , unless otherwise specified.)

PARAMETER	SYM	CONDITIONS	V <sub>CC</sub> (V)	MIN	TYP	MAX	UNITS
Control Input Leakage(SEL, /OE)	I <sub>IN</sub>	V <sub>SW</sub> =0 to 1.3V	1.65 to 4.5	-1		1	uA
Input Voltage High	V <sub>IH</sub>	V <sub>IN</sub> =0 to V <sub>CC</sub>	1.65 to 4.5	1.0			V
Input Voltage Low	V <sub>IL</sub>	V <sub>IN</sub> =0 to V <sub>CC</sub>	1.65 to 4.5			0.4	V
Off leakage Current of Port CLKAn, DAN, CLKBn, DBn	I <sub>NO(OFF)</sub> I <sub>NC(OFF)</sub>	CLKn, Dn=0.3V; V <sub>CC</sub> -0.3V; CLKAn, DAN, or CLKBn; DBn=V <sub>CC</sub> -0.3V, 0.3V, or Floating; /OE=0V	1.65 to 4.5	-1		1	uA
On leakage Current of Common Ports(CLKAn, Dn)	I <sub>A(ON)</sub>	CLKn, Dn=0.3V; V <sub>CC</sub> -0.3V; CLKAn, DAN, or CLKBn; DBn=V <sub>CC</sub> -0.3V, 0.3V, or Floating; /OE=0V	1.65 to 4.5	-1		1	uA
Power-Off Leakage Current	I <sub>OFF</sub>	CLKn, Dn or CLKAn, DAn, or CLKBn; DBn; V <sub>IN</sub> =0V to 4.5V; V <sub>CC</sub> =0V	0	-1		1	uA
Off-State Leakage	I <sub>OZ</sub>	0 ≤ CLKn, Dn, CLKAn, DAn, CLKBn, DBn ≤ 3.6V; /OE=High	4.5	-1		1	uA
Switch On Resistance for HS MIPI Applications <sup>(3)</sup>	R <sub>ON_MIPI</sub> _HS	I <sub>ON</sub> =-10mA, /OE=0V, SEL=V <sub>CC</sub> or 0V, CLK <sub>A, B</sub> , DBn or DAN=0.1, 0.2, 0.3	1.65--4.5		6.0		Ω
Switch On Resistance for LP MIPI Applications <sup>(3)</sup>	R <sub>ON_MIPI</sub> _LP	I <sub>ON</sub> =-10mA, /OE=0V, SEL=V <sub>CC</sub> or 0V, CLK <sub>A, B</sub> , DBn or DAN=0, 0.6, 1.2V	1.65-4.5		7.0		Ω
On Resistance Matching Between HS MIPI Channels <sup>(4)</sup>	Δ R <sub>ON_MIPI</sub> _HS	I <sub>ON</sub> =-10mA, /OE=0V, SEL=V <sub>CC</sub> or 0V, CLK <sub>A, B</sub> , DBn or DAN=0.1, 0.2, 0.3	1.65-4.5		0.6		Ω

### DC ELECTRICAL CHARACTERISTICS

( All typical values are  $T_A = 25^\circ\text{C}$ , unless otherwise specified.)

PARAMETER	SYM	CONDITIONS	V <sub>CC</sub> (V)	MIN	TYP	MAX	UNITS
On Resistance Matching Between LP MIPI Channels <sup>(4)</sup>	$\Delta$ R <sub>ON_MIPI_LP</sub>	I <sub>ON</sub> =-10mA, /OE=0V, SEL=V <sub>CC</sub> or 0V, CLK <sub>A, B</sub> , DBn or DAN=0.0, 0.6, 1.2V	1.65-4.5		0.6		Ω
On Resistance Flatness for HS MIPI Signals <sup>(4)</sup>	R <sub>ON_FLAT_MIPI_HS</sub>	I <sub>ON</sub> =-10mA, /OE=0V, SEL=V <sub>CC</sub> or 0V, CLK <sub>A, B</sub> , DBn or DAN=0.1, 0.2, 0.3	1.65-4.5		0.3		Ω
On Resistance Flatness for LP MIPI Signals <sup>(4)</sup>	R <sub>ON_FLAT_MIPI_LP</sub>	I <sub>ON</sub> =-10mA, /OE=0V, SEL=V <sub>CC</sub> or 0V, CLK <sub>A, B</sub> , DBn or DAN=0.0, 0.6, 1.2V	1.65-4.5		1.5		Ω
Quiescent Hi-Z Supply Current	I <sub>CCZ</sub>	V <sub>/OE</sub> = V <sub>CC</sub> , V <sub>IN</sub> =0 or V <sub>CC</sub> , I <sub>OUT</sub> =0	4.5			0.5	uA
Quiescent Supply Current	I <sub>CC</sub>	V <sub>/OE</sub> = 0, V <sub>IN</sub> =0 or V <sub>CC</sub> , I <sub>OUT</sub> =0	2.8		26		uA
Increase in I <sub>CC</sub> Current Per Control Voltage and V <sub>CC</sub>	I <sub>CCCT</sub>	V <sub>SEL, /OE</sub> =1.65V	4.5		4.0		uA
			2.5		0.1		

**Notes:**

3. Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltage on the two (A or B ports).
4. Guaranteed by characterization

### AC ELECTRICAL CHARACTERISTICS

( All values are for V<sub>CC</sub>=3.3V at T<sub>A</sub>=25°C unless otherwise specified.)

PARAMETER	SYM	CONDITIONS	V <sub>CC</sub> (V)	MIN	TYP	MAX	UNITS
Initialization Time VCC to Output <sup>(5)</sup>	t <sub>INIT</sub>	R <sub>L</sub> =50Ω, C <sub>L</sub> =5pF, V <sub>SW</sub> =1.2V	2.5 to 4.5			100	us
			1.65			150	
Enable Turn-On Time, /OE to Output	t <sub>EN</sub>	R <sub>L</sub> =50Ω, C <sub>L</sub> =5pF, V <sub>SW</sub> =1.2V	2.5 to 4.5		120	200	ns
			1.65		250	500	
Disable Turn-off Time, /OE to Output	t <sub>DIS</sub>	R <sub>L</sub> =50Ω, C <sub>L</sub> =5pF, V <sub>SW</sub> =1.2V	2.5 to 4.5		25	50	ns
			1.65		50	90	
Turn-On Time SEL to Output	t <sub>ON</sub>	R <sub>L</sub> =50Ω, C <sub>L</sub> =5pF, V <sub>SW</sub> =1.2V	2.5 to 4.5		92	150	ns
			1.65		147	200	



# BCT622A

## 2:1 MIPI D-PHY, C-PHY(2.5Gbps) 2-Data Lane Switch

### AC ELECTRICAL CHARACTERISTICS

( All values are for  $V_{CC}=3.3V$  at  $T_A=25^\circ C$  unless otherwise specified.)

PARAMETER	SYM	CONDITIONS	$V_{CC}$ (V)	MIN	TYP	MAX	UNITS
Turn-Off Time SEL to Output	$t_{OFF}$	$R_L=50\Omega$ , $C_L=5pF$ , $V_{SW}=1.2V$	2.5 to 4.5		50	200	ns
			1.65		200	325	
Break-Before-Make Time	$t_{BBM}$	$C_L=5pF$ , $R_L=50\Omega$ , $V_{SW}=1.2V$		10	50		ns
Off Isolation for MIPI <sup>(5)</sup>	$O_{IRR}$	$f=750MHz$ , $R_L=50\Omega$ , $/OE=V_{CC}$ , $V_{SW}=-1dBm$ (200mV <sub>PP</sub> )	1.65 to 4.5		-32		dB
Crosstalk for MIPI <sup>(5)</sup>	Xtalk	$f=750MHz$ , $R_L=50\Omega$ , $/OE=V_{CC}$ , $V_{SW}=-1dBm$ (200mV <sub>PP</sub> )	1.65 to 4.5		-35		dB
Differential -3db Bandwidth <sup>(5)</sup>	BW	$C_L=0pF$ , $R_L=50\Omega$	3.0	2.0	2.5		GHz

**Note:**

5. Guaranteed by characterization.

### HIGH-SPEED-RELATED AC ELECTRICAL CHARACTERISTICS

PARAMETER	SYM	CONDITIONS	$V_{CC}$ (V)	MIN	TYP	MAX	UNITS
Channel-to-Channel Single-Ended Skew <sup>(6)</sup>	$t_{SK(O)}$	TDR-Based Method ( $V_{SW}=0.2V_{PP}$ , $C_L=C_{ON}$ )	3.3		6	20	ps
Skew of Opposite Transitions of the Same Output <sup>(6)</sup>	$t_{SK(P)}$	TDR-Based Method ( $V_{SW}=0.2V_{PP}$ , $C_L=C_{ON}$ )	3.3		6	20	ps

**Notes:**

6. Guaranteed by characterization.


### CAPACITANCE

PARAMETER	SYM	CONDITIONS	$V_{CC}$ (V)	MIN	TYP	MAX	UNITS
Control Pin Input Capacitance <sup>(7)</sup>	$C_{IN}$	$V_{CC}=0V$ , $f=1MHz$	0		2.1		pF
Output On Capacitance <sup>(7)</sup>	$C_{ON}$	$V_{CC}=3.3V$ , $/OE=0V$ , $f=1MHz$	3.3		5.0		
Output Off Capacitance <sup>(7)</sup>	$C_{OFF}$	$V_{CC}$ and $/OE=3.3V$ , $f=1MHz$	3.3		2.0		


**Note:**

7. Guaranteed by characterization.

### TEST DIAGRAMS




**Figure 4. On Resistance**




\*\*Each switch port is tested separately

**Figure 5. Off Leakage**




$R_L$ ,  $R_S$ , and  $C_L$  are functions of the application environment (see AC Tables for specific values).  $C_L$  includes test fixture and stray capacitance.


**Figure 6. AC Test Circuit Board**



**Figure 7. Turn-On/Turn-Off waveform**




**Figure 8. Propagation Delay ( $t_R, t_F$ -500ps)**




**Figure 9. Channel to Channel Skew**


### TEST DIAGRAMS (CONTINUED)



**Figure 10. Channel Off Capacitance**




**Figure 11. Channel On Capacitance**



**Figure 12. Break-Before-Make Interval Timing**

### PACKAGE OUTLINE DIMENSIONS

QFN3x3-24L



SYMBOL	MILLIMETER		
	MIN	MID	MAX
A	0.70	0.75	0.80
A1	—	0.02	0.05
b	0.13	0.18	0.23
c	0.18	0.20	0.25
D	2.90	3.00	3.10
D2	1.60	1.70	1.80
e	0.35BSC		
Ne	1.75BSC		
E	2.90	3.00	3.10
E2	1.60	1.70	1.80
L	0.25	0.30	0.35
h	0.25	0.30	0.35
L/字體尺寸 (0.1)	83*83		

**RECOMMENDED PCB LAYOUT PATTERN (UNIT:mm)**

