



# BCT646C

## 2:1 MIPI C-PHY, D-PHY (4.5Gbps) 4-Data Lane Switch

## BCT646C

### 2:1 MIPI C-PHY, D-PHY(4.5Gbps) 4-Data Lane Switch

#### GENERAL DESCRIPTION

The BCT646C is a four-data-lane MIPI D-PHY, C-PHY switch. This single-pole, double-throw (SPDT) switch is optimized for switching between two high-speed or low-power MIPI sources. The BCT646C is designed for the MIPI specification and allows connection to a CSI or DSI module.

#### APPLICATIONS

Cellular Phones, Smart Phones  
Displays  
Tablets  
Laptops

#### FEATURES

- Switch Type: SPDT(10x)
- Signal Types: MIPI D-PHY, C-PHY
- VCC:1.5 to 5.0V
- Input Signals: 0 to 1.3V
- R<sub>ON</sub>: 6.5Ω Typical HS MIPI  
6.5Ω Typical LP MIPI
- ΔR<sub>ON</sub>: 0.15Ω Typical HS &LP MIPI
- R<sub>ON\_FLAT</sub>: 0.2Ω Typical
- I<sub>CCZ</sub>: 1uA Maximum
- I<sub>CC</sub>: 35uA Maximum
- O<sub>IRR</sub>: -25dB Typical
- X<sub>TALK</sub>: -30dB Typical
- Differential Bandwidth: 4.5 GHz Typical
- Channel-to-Channel Skew: 6ps Typical
- C<sub>ON</sub>:1.5pF
- 36-Ball FO-36L Package

#### ORDERING INFORMATION

Order Number	Package Type	Temperature Range	Marking	QTY/Reel
BCT646CEFX-TR	FO-36L	-40°C to +85°C	WKWC XXXXXX	3000

Mark Note:

1. "XXXXXX" in Marking will be appeared as the batch code.

### TYPICAL OPERATING CIRCUIT




Figure 1. Application Block Diagram

### ABSOLUTE MAXIMUM RATINGS

Supply Voltage (VCC).....	-0.5V to +6.0V
DC Input Voltage (SEL, /OE) <sup>(1)</sup> .....	-0.5V to VCC
DC Switch I/O Voltage.....	-0.5V to 1.8V
DC Input Diode Current.....	-50mA
DC Output Current .....	25mA
Storage Temperature Range.....	-65°C to +150°C
Junction Temperature.....	150°C
Operating Temperature Range.....	-40°C to +85°C
Lead Temperature (Soldering, 10 sec).....	260°C
ESD Susceptibility	
HBM All Pins.....	4kV

### CAUTION

This integrated circuit can be damaged by ESD if you don't pay attention to ESD protection. Broadchip recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Broadchip reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time. Please contact Broadchip sales office to get the latest datasheet.



# BCT646C

## 2:1 MIPI C-PHY, D-PHY (4.5Gbps)

### 4-Data Lane Switch

#### RECOMMENDED OPERATING CONDITONS

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications.

Symbol	Parameter	Min.	Max.	Unit	
VCC	Supply Voltage	1.5	5.0	V	
V <sub>CTRL</sub>	Control Input Voltage(SEL, /OE) <sup>(2)</sup>	0	VCC	V	
V <sub>SW</sub>	Switch I/O Voltage (CLK <sub>n</sub> , CLK <sub>AN</sub> , CLK <sub>Bn</sub> , D <sub>n</sub> , D <sub>AN</sub> , D <sub>Bn</sub> )	HS Mode	0	0.3	V
		LP Mode	0	1.3	
T <sub>A</sub>	Operating Temperature	-40	+85	°C	

#### Notes:

1. The input and output negative ratings maybe exceed if the input and output diode current ratings are observed.
2. The control input must be held HIGH or LOW; it must not float.

#### TRUTH TABLE

SEL	/OE	Function
LOW	LOW	CLKP=CLKAP, CLKN=CLKAN, D <sub>N</sub> (P/N)=D <sub>AN</sub> (P/N)
HIGH	LOW	CLKP=CLKBP, CLKN=CLKBN, D <sub>N</sub> (P/N)=D <sub>BN</sub> (P/N)
X	HIGH	Clock and Data Ports High Impedance

### PIN CONFIGURATION (Top View)




Figure2. Pin Configuration (Top Through View)

Ball	Pin Name		Ball	Pin Name
A1	VCC		D1	DB2N
A2	GND		D2	DB2P
A3	DA4N		D3	DA2N
A4	DA4P		D4	DA2P
A5	/OE		D5	D2N
A6	SEL		D6	D2P
B1	DB4N		E1	DB1N
B2	DB4P		E2	DB1P
B3	DA3N		E3	DA1N
B4	DA3P		E4	DA1P
B5	D4N		E5	D1N
B6	D4P		E6	D1P
C1	DB3N		F1	CLKBN
C2	DB3P		F2	CLKBP
C3	NC		F3	CLKAN
C4	NC		F4	CLKAP
C5	D3N		F5	CLKN
C6	D3P		F6	CLKP

Table 1. Ball-to-Pin Mappings

### PIN DESCRIPTION




Figure 3. Analog Symbol

Pin Name	Description	
CLKP/N	Common Clock Path	
D1P/N	Common Data Path1	
D2P/N	Common Data Path2	
D3P/N	Common Data Path3	
D4P/N	Common Data Path4	
CLKAP/N	A-Side Clock Path	
DA1P/N	A-Side Data Path 1	
DA2P/N	A-Side Data Path 2	
DA3P/N	A-Side Data Path 3	
DA4P/N	A-Side Data Path 4	
CLKBP/N	B-Side Clock Path	
DB1P/N	B-Side Data Path 1	
DB2P/N	B-Side Data Path 2	
DB3P/N	B-Side Data Path 3	
DB4P/N	B-Side Data Path 4	
SEL	SEL=0	CLKP=CLKAP, CLKN=CLKAN, Dn(P/N)=DAn(P/N)
	SEL=1	CLKP=CLKBP, CLKN=CLKBN, Dn(P/N)=DBn(P/N)
/OE	Output Enable	
VCC	Power	
GND	Ground	
NC	No Connect	



# BCT646C

## 2:1 MIPI C-PHY, D-PHY (4.5Gbps)

### 4-Data Lane Switch

## DC ELECTRICAL CHARACTERISTICS

( All typical values are  $T_A = 25^\circ\text{C}$ , unless otherwise specified.)

PARAMETER	SYM	CONDITIONS	VCC (V)	MIN	TYP	MAX	UNITS
Control Input Leakage(SEL, /OE)	$I_{IN}$	$V_{CNTRL}=0$ to VCC	5.0	-1		1	$\mu\text{A}$
Input Voltage High	$V_{IH}$	SEL, /OE	1.5 to 5.0	1.4			V
Input Voltage Low	$V_{IL}$	SEL, /OE	1.5 to 5.0			0.4	V
Off leakage Current of Port CLKAn, DAn, CLKBn, DBn	$I_{NO(OFF)}$ $I_{NC(OFF)}$	$V_{SW}=0 \leq \text{DATA} \leq 1.3\text{V}$	5.0	-1		1	$\mu\text{A}$
On leakage Current of Common Ports(CLK <sub>n</sub> , D <sub>n</sub> )	$I_{A(ON)}$	$V_{SW}=0 \leq \text{DATA} \leq 1.3\text{V}$	5.0	-1		1	$\mu\text{A}$
Power-Off Leakage Current (All I/O Ports)	$I_{OFF}$	$V_{SW}=0$ or 1.3V	0	-1		1	$\mu\text{A}$
Off-State Leakage	$I_{OZ}$	$V_{SW}=0 \leq \text{DATA} \leq 1.3\text{V}$ , /OE=High	5.0	-1		1	$\mu\text{A}$
Switch On Resistance for HS MIPI Applications <sup>(3)</sup>	$R_{ON\_MIPI\_HS}$	$I_{ON}=-8\text{mA}$ , /OE=0V, SEL=VCC or 0V, CLKA, CLKB, DBn or DAn=0.3V	1.5 to 5.0		6.5	9	$\Omega$
Switch On Resistance for LP MIPI Applications <sup>(3)</sup>	$R_{ON\_MIPI\_LP}$	$I_{ON}=-8\text{mA}$ , /OE=0V, SEL=VCC or 0V, CLKA, CLKB, DBn or DAn=1.3V	1.5 to 5.0		6.5	9	$\Omega$
On Resistance Matching Between HS MIPI Channels <sup>(4)</sup>	$\Delta R_{ON\_MIPI\_HS}$	$I_{ON}=-8\text{mA}$ , /OE=0V, SEL=VCC or 0V, CLKA, CLKB, DBn or DAn=0.3V	1.5 to 5.0		0.15		$\Omega$



# BCT646C

## 2:1 MIPI C-PHY, D-PHY (4.5Gbps)

### 4-Data Lane Switch

## DC ELECTRICAL CHARACTERISTICS

( All typical values are  $T_A = 25^\circ\text{C}$ , unless otherwise specified.)

PARAMETER	SYM	CONDITIONS	VCC (V)	MIN	TYP	MAX	UNITS
On Resistance Matching Between LP MIPI Channels <sup>(4)</sup>	$\Delta R_{ON\_MIPI\_LP}$	$I_{ON}=-8\text{mA}$ , /OE=0V, SEL=VCC or 0V, CLKA, CLKB, DBn or DAN=1.3V	1.5 to 5.0		0.15		$\Omega$
On Resistance Flatness for HS MIPI Signals <sup>(4)</sup>	$R_{ON\_FLAT\_MIPI\_HS}$	$I_{ON}=-8\text{mA}$ , /OE=0V, SEL=VCC or 0V, CLKA, CLKB, DBn or DAN=0 to 0.3V	1.5 to 5.0		0.2		$\Omega$
On Resistance Flatness for LP MIPI Signals <sup>(4)</sup>	$R_{ON\_FLAT\_MIPI\_LP}$	$I_{ON}=-8\text{mA}$ , /OE=0V, SEL=VCC or 0V, CLKA, CLKB, DBn or DAN=0 to 1.3V	1.5 to 5.0		0.2		$\Omega$
Quiescent Hi-Z Supply Current	$I_{CCZ}$	$V_{SEL}=0$ or VCC, $I_{OUT}=0$ , /OE=VCC	5.0			1	$\mu\text{A}$
Quiescent Supply Current (Includes Charge Pump)	$I_{CC}$	$V_{SEL}=0$ or VCC, $I_{OUT}=0$ , /OE=0V	5.0		16	35	$\mu\text{A}$

**Notes:**

3. Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltage on the two (A or B ports).
4. Guaranteed by characterization

## AC ELECTRICAL CHARACTERISTICS

( All values are for  $V_{CC}=3.3\text{V}$  at  $T_A=25^\circ\text{C}$ , unless otherwise specified.)

PARAMETER	SYM	CONDITIONS	VCC (V)	MIN	TYP	MAX	UNITS
Initialization Time VCC to Output <sup>(5)</sup>	$t_{INIT}$	$R_L=50\Omega$ , $C_L=0\text{pF}$ , $V_{SW}=0.6\text{V}$	1.5 to 5.0		60		$\mu\text{s}$
Enable Turn-On Time, /OE to Output	$t_{EN}$	$R_L=50\Omega$ , $C_L=0\text{pF}$ , $V_{SW}=0.6\text{V}$	1.5 to 5.0		60	150	$\mu\text{s}$
Disable Turn-off Time, /OE to Output	$t_{DIS}$	$R_L=50\Omega$ , $C_L=0\text{pF}$ , $V_{SW}=0.6\text{V}$	1.5 to 5.0		35	250	ns
Turn-On Time SEL to Output	$t_{ON}$	$R_L=50\Omega$ , $C_L=0\text{pF}$ , $V_{SW}=0.6\text{V}$	1.5 to 5.0		350	1350	ns



# BCT646C

## 2:1 MIPI C-PHY, D-PHY (4.5Gbps)

### 4-Data Lane Switch

## AC ELECTRICAL CHARACTERISTICS

( All values are for VCC=3.3V at T<sub>A</sub>=25°C, unless otherwise specified.)

PARAMETER	SYM	CONDITIONS	VCC (V)	MIN	TYP	MAX	UNITS
Turn-Off Time SEL to Output	t <sub>OFF</sub>	R <sub>L</sub> =50Ω, C <sub>L</sub> =0pF, V <sub>SW</sub> =0.6V	1.5 to 5.0		125	1150	ns
Break-Before-Make Time	t <sub>BBM</sub>	R <sub>L</sub> =50Ω, C <sub>L</sub> =0pF, V <sub>SW</sub> =0.6V	1.5 to 5.0	50		450	ns
Propagation Delay <sup>(5)</sup>	t <sub>PD</sub>	C <sub>L</sub> =0pF, R <sub>L</sub> =50Ω	1.5 to 5.0		0.25		ns
Off Isolation for MIPI <sup>(5)</sup>	O <sub>IRR</sub>	f=1250MHz, R <sub>L</sub> =50Ω, /OE=HIGH, V <sub>SW</sub> =200mV <sub>PP</sub>	1.5 to 5.0		-25		dB
Crosstalk for MIPI <sup>(5)</sup>	X <sub>TALK</sub>	f=1250MHz, R <sub>L</sub> =50Ω, /OE=Low, V <sub>SW</sub> = 200mV <sub>PP</sub>	1.5 to 5.0		-30		dB
Differential -3dB Bandwidth <sup>(5)</sup>	BW	C <sub>L</sub> =0pF, R <sub>L</sub> =50Ω, V <sub>SW</sub> =200mV <sub>PP</sub>	1.5 to 5.0	3.5	4.5		GHz

**Note:**

5. Guaranteed by characterization.

## HIGH-SPEED-RELATED AC ELECTRICAL CHARACTERISTICS

PARAMETER	SYM	CONDITIONS	VCC (V)	MIN	TYP	MAX	UNITS
HS Mode Skew of Opposite Transitions of the Same Output <sup>(6)</sup>	t <sub>SK(P)</sub>	R <sub>L</sub> =50Ω, C <sub>L</sub> =0pF, V <sub>SW</sub> =0.3V	1.5 to 5.0		6		ps

**Note:**

6. Guaranteed by characterization.


## CAPACITANCE

PARAMETER	SYM	CONDITIONS	VCC (V)	MIN	TYP	MAX	UNITS
Control Pin Input Capacitance <sup>(7)</sup>	C <sub>IN</sub>	VCC=0V, f=1MHz	0		2.1		pF
Output On Capacitance <sup>(7)</sup>	C <sub>ON</sub>	VCC=3.3V, /OE=0V, f=1250MHz(In HS common value)	3.3		1.5		
Output Off Capacitance <sup>(7)</sup>	C <sub>OFF</sub>	VCC and /OE=3.3V, f=1250MHz(Both sides in HS common value)	3.3		0.9		


**Note:**

7. Guaranteed by characterization.

## TEST DIAGRAMS




**Figure 4. On Resistance**




\*\*Each switch port is tested separately


**Figure 5. Off Leakage**




**Figure 6. AC Test Circuit Board**



**Figure 7. Turn-On/Turn-Off waveform**




**Figure 8. Propagation Delay ( $t_{RtF}=500ps$ )**




**Figure 9. Channel to Channel Skew**


### TEST DIAGRAMS(continued)



**Figure 10. Channel Off Capacitance**




**Figure 11. Channel On Capacitance**




$R_L$ ,  $R_S$ , and  $C_L$  are functions of the application environment (see AC Tables for specific values).  $C_L$  includes test fixture and stray capacitance.

**Figure 12. Break-Before-Make Interval Timing**


### PACKAGE OUTLINE DIMENSIONS



Bottom View (Ball Side)



Top View (Marking)



Side View

Item	Symbol	Nominal/ $\mu\text{m}$	Tolerance/ $\mu\text{m}$
Body Size (X)	D	2355	$\pm 25$
Body Size (Y)	E	2355	$\pm 25$
Ball Pitch (X)	ex	400	N/A
Ball Pitch (Y)	ey	400	N/A
Edge Ball Center to Center (X)	D2	2000	N/A
Edge Ball Center to Center (Y)	E2	2000	N/A
Edge Ball Center to Package Edge (X)	D3	178	N/A
Edge Ball Center to Package Edge (Y)	E3	178	N/A
Total Thickness	A	507.5	$\pm 50.0$
Wafer Thickness	A2	276.5	$\pm 25.0$
Back Side Coating	A3	25	$\pm 5$
Ball Diameter (Before Reflow)	B	250	N/A
Ball Diameter (After reflow)	b	260	$\pm 20$
Ball Height	A1	206	$\pm 20$
Ball Count	n	36	N/A